## Unit 8.

# Combinational Circuit Design and Simulation Using Gates

## Outline

- ✓ Review of Combinational Circuit Design
- ✓ Design of Circuits with Limited Gate Fan-In
- ✓ Gate Delay and Timing Diagrams
- ✓ Hazards in Combinational Logic
- ✓ Simulation and Testing of Logic Circuits

#### 8-1 Review of Combinational Circuit Design

#### ✓ Design of a combinational switching circuit

- Setup a truth table which specifies the output(s) as a function of the input variables
- Derive simplified algebraic expressions for the output functions using K-maps, the Q-M method, or other similar procedures.

#### ✓ Multi-level & Multi-output circuit

- ✓ Minimum SOP's starting point
  - Minimum two-level AND-OR、NAND-NAND、OR-NAND、NOR-OR

#### ✓ Minimum POS's starting point

- Minimum two-level OR-AND、NOR-NOR、AND-NOR、NAND-AND

## 8-2 Circuit with Limited Gate Fan-In

#### ✓ Example I

**Realize**  $f(a,b,c,d) = \sum m(0,3,4,5,8,9,10,14,15)$ using 3-input NOR gates



= b'd(a'c'+ac) + a'c(b+d') + abc'

#### ✓ Example II

#### only using 2-input NAND gates and inverters



$$f_{1} = b'(\underline{a + c'}) + \underline{a'b}$$
  

$$f_{2} = b(a'+c) + b'c' \text{ or } f_{2} = (b'+c)(b+c') + \underline{a'b}$$
  

$$f_{3} = a'b'c + b(\underline{a + c'})$$





## 8-3 Gate Delay and Timing Diagrams



## 8-4 Hazard in Combinational Logic

#### ✓ What is hazard?

 Unwanted switching transients appearing in the output while the input to a combinational circuit changes



#### ✓ In K-Map,

 If any two adjacent 1's are not covered by the same loop, a 1-hazard exists for the transition between the two 1's.

## **Static 1-hazard**



## Static O-hazard



### 8-5 Simulation and Testing of Logic Circuits

#### ✓ For simulation logic circuits

- Specify the circuit components and connections
- Determine the circuit inputs
- Observe the circuit outputs

#### ✓ 4-valued logic simulator

– 0 (low)、 1 (high)、 X (unknow)、 Z (high impedance)

#### **AND & OR function for 4-valued simulation**

	•	0	1	Х	Ζ	+	0	1	Х	Ζ	
-	0	0	0	0	0	0	0	1	Х	Х	
	1	0	1	Х	Х	1	1	1	1	1	
	Х	0	X	Х	Х	Х	Х	1	Х	Х	
	Ζ	0	Х	Х	Х	Ζ	Х	1	Х	Х	

## **Testing of logic circuits**

#### ✓ In the logic circuit, a wrong output may be due to

- Incorrect design
- Gates connected wrong
- Wrong input signals to the circuit
- Defective gates
- Defective connecting wires

#### ✓ Logic circuit with incorrect output



## Homework

✓ 1、3、5、7、10

✓ Design Problems

