



Chap. 16:

# Sequential Network Design



# 16 - 2 A Complete Example – Code Converter




X				Z			
t <sub>3</sub>	t <sub>2</sub>	t <sub>1</sub>	t <sub>0</sub>	t <sub>3</sub>	t <sub>2</sub>	t <sub>1</sub>	t <sub>0</sub>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

3




# State Graph



# State Table

		N.S.		Z	
P.S.		x = 0	x = 1	x = 0	x = 1
$t_0$	A	B	C	1	0
	B	D	<del>F</del> E	1	0
$t_1$	C	E	<del>G</del> E	0	1
	D	H	<del>L</del> <del>J</del> H	0	1
$t_2$	E	<del>I</del> H	M	1	0
	<del>X</del> F	<del>J</del> H	<del>N</del> M	1	0
	<del>X</del> G	<del>K</del> <del>I</del> H	<del>P</del> M	1	0
$t_3$	H	A	A	0	1
	I	A	A	0	1
	J	A	-	0	-
	K	A	-	0	-
	L	A	-	0	-
	M	A	-	1	-
	<del>X</del> N	A	-	1	-
	<del>X</del> P	A	-	1	-



P.S.	N.S.		Z	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
A	B	C	1	0
B	D	E	1	0
C	E	E	0	1
D	H	H	0	1
E	H	M	1	0
H	A	A	0	1
M	A	—	1	—

# State Assignment

$R_1 : (B, C) (D, E) (H, M)$


$R_2 : (B, C) (D, E) (H, M)$

$R_3 : (A, B, E, M) (C, D, H)$

P.S.	x=0	x=1	x=0	x=1
A	B	C	1	0
B	D	E	1	0
C	E	E	0	1
D	H	H	0	1
E	H	M	1	0
H	A	A	0	1
M	A	-	1	-


		Q <sub>3</sub>	
		0	1
Q <sub>1</sub> Q <sub>2</sub>	00	A	
	01	B	C
	11	M	H
	10	E	D

Assignment Map



Q <sub>1</sub> Q <sub>2</sub> Q <sub>3</sub>		Q <sub>1</sub> <sup>+</sup> Q <sub>2</sub> <sup>+</sup> Q <sub>3</sub> <sup>+</sup>		Z	
P.S.		N.S.			
		x=0	x=1	x=0	x=1
A	000	010	011	1	0
B	010	101	100	1	0
C	011	100	100	0	1
D	101	111	111	0	1
E	100	111	110	1	0
H	111	000	000	0	1
M	110	000	---	1	-





P.S.	N.S.		Z	
	x = 0	x = 1	x = 0	x = 1
000	010	011	1	0
001	×××	×××	×	×
010	101	100	1	0
011	100	100	0	1
100	111	110	1	0
101	111	111	0	1
110	000	×××	1	×
111	000	000	0	1

# Use D F/F

## Next - State Maps

	$XQ_1$			
$Q_2Q_3$	00	01	11	10
00	1	1	1	1
01	X	1	1	X
11	0	0	0	0
10	0	0	0	X

$$D_1 = Q_1^+ = Q_2'$$

	$XQ_1$			
$Q_2Q_3$	00	01	11	10
00	0	1	1	0
01	X	1	1	X
11	0	1	1	0
10	0	1	1	X

$$D_2 = Q_2^+ = Q_1$$

	$XQ_1$			
$Q_2Q_3$	00	01	11	10
00	0	1	0	1
01	X	0	0	X
11	0	1	1	0
10	0	1	0	X

$$D_3 = Q_3^+ = Q_1Q_2Q_3 + X'Q_1Q_3' + XQ_1'Q_2'$$


	$XQ_1$			
$Q_2Q_3$	00	01	11	10
00	1	1	0	0
01	X	0	1	X
11	0	0	1	1
10	1	1	0	X

$$Z = X'Q_3' + XQ_3$$

P.S.	N.S.		Z	
	x = 0	x = 1	x = 0	x = 1
000	010	011	1	0
001	× × ×	× × ×	×	×
010	101	100	1	0
011	100	100	0	1
100	111	110	1	0
101	111	111	0	1
110	000	× × ×	1	×
111	000	000	0	1

# Use D F/F

## Circuit Diagram



# Use J - K F/F

## Next - State Maps

		$XQ_3$				
		00	01	11	10	
$Q_1=0$	$J_1$	00	0	x	x	0
		01	1	1	1	1
$Q_1=1$	$K'_2$	11	0	0	0	x
		10	1	1	1	1

$$J_1 = Q_2$$

$$K_1 = Q_2$$

		$X=0$		$X=1$	
		$XQ_3$			
		00	01	11	10
		00	0	1	1
	01	2	3	3	2
	11	6	7	7	6
	10	4	5	5	4

P.S.	N.S.		Z	
	x = 0	x = 1	x = 0	x = 1
000	010	011	1	0
001	x x x	x x x	x	x
010	101	100	1	0
011	100	100	0	1
100	111	110	1	0
101	111	111	0	1
110	000	x x x	1	x
111	000	000	0	1

# Derivation of Flip-Flop Input Equations from Next State Maps

Type of F/F	Input	Q=0		Q=1		Rules for forming input map from next state map	
		Q+ =0	Q+=1	Q+ = 0	Q+ = 1	Q=0 Half of Map	Q=1 Half of Map
J-K F/F	J	0	1	x	x	No change	Fill in with x's
	K	x	x	1	0	Fill in with x's	Complement

# Use J - K F/F

## Next - State Maps

		$XQ_3$			
		00	01	11	10
$Q_1Q_2$	00	1	x	x	1
	01	0	0	0	0
	11	0	0	0	x
	10	1	1	1	1

$J_2 = 1$   
 $K_2 = 1$

		$X=0$		$X=1$	
		00	01	11	10
$Q_1Q_2$	00	0	1	1	0
	01	2	3	3	2
	11	6	7	7	6
	10	4	5	5	4

P.S.	N.S.		Z	
	x = 0	x = 1	x = 0	x = 1
000	010	011	1	0
001	x x x	x x x	x	x
010	101	100	1	0
011	100	100	0	1
100	111	110	1	0
101	111	111	0	1
110	000	x x x	1	x
111	000	000	0	1

# Use J - K F/F

## Next - State Maps

$Q_3=1$   
 $K'_3$

$XQ_3$		00	01	11	10
$Q_1Q_2$	00	0	x	x	1
	01	1	0	0	0
	11	0	0	0	x
	10	1	1	1	0

$Q_3=0$   $J_3$

$$J_3 = XQ_1'Q_2' + X'Q_1'Q_2 + X'Q_1Q_2'$$

$$K_3 = Q_2$$

$X=0$        $X=1$

$XQ_3$		00	01	11	10
$Q_1Q_2$	00	0	1	1	0
	01	2	3	3	2
	11	6	7	7	6
	10	4	5	5	4

P.S.	N.S.		Z	
	x = 0	x = 1	x = 0	x = 1
000	010	011	1	0
001	x x x	x x x	x	x
010	101	100	1	0
011	100	100	0	1
100	111	110	1	0
101	111	111	0	1
110	000	x x x	1	x
111	000	000	0	1

# Use J - K F/F

		$XQ_3$			
		00	01	11	10
$Q_1Q_2$	00	1	x	x	0
	01	1	0	1	0
	11	1	0	1	x
	10	1	0	1	0





P.S.	N.S.		Z	
	x = 0	x = 1	x = 0	x = 1
000	010	011	1	0
001	x x x	x x x	x	x
010	101	100	1	0
011	100	100	0	1
100	111	110	1	0
101	111	111	0	1
110	000	x x x	1	x
111	000	000	0	1

$$Z = X'Q_3' + XQ_3$$

$$= [(X'Q_3')'(XQ_3)']'$$


		$X=0$		$X=1$	
		00	01	11	10
$Q_1Q_2$	00	0	1	1	0
	01	2	3	3	2
	11	6	7	7	6
	10	4	5	5	4






## 16.4 Design of sequential circuits using ROMs and PLAs

### ROMs implementation



# State Assignment for ROMs



*Just binary order is good enough*

	x = 0		x = 1			x = 0		x = 1		
	B	C	1	0	A	000	001	010	1	0
A	B	C	1	0	A	000	001	010	1	0
B	D	E	1	0	B	001	011	100	1	0
C	E	E	0	1	C	010	100	100	0	1
D	H	H	0	1	D	011	101	101	0	1
E	H	M	1	0	E	100	101	110	1	0
H	A	A	0	1	H	101	000	000	0	1
M	A	-	1	-	M	110	000	---	1	-

## ROMs implementation

	$Q_1 Q_2 Q_3$ P.S.	$Q_1^+ Q_2^+ Q_3^+$ N.S.		Z	
		x = 0	x = 1	x = 0	x = 1
A	000	001	010	1	0
B	001	011	100	1	0
C	010	100	100	0	1
D	011	101	101	0	1
E	100	101	110	1	0
H	101	000	000	0	1
M	110	000	---	1	-



$$Z = \sum m(0,1,4,6,10,11,13) + \sum d(7,14,15)$$

$$D_1 = \sum m(2,3,4,9,10,11,12) + \sum d(7,14,15)$$

$$D_2 = \sum m(1,8,12) + \sum d(7,14,15)$$

$$D_3 = \sum m(0,1,3,4,11) + \sum d(7,14,15)$$

# ROMs implementation



# PLA implementation

State Assignment is important. Use the adjacent state guideline.

Case1. Direct straight binary order assignment

-> four input, 13 product terms, and four outputs  
=> Little reduction

Case2. Use the adjacent state guideline

		$XQ_1$			
		00	01	11	10
$Q_2Q_3$	00	1	1	1	1
	01	X	1	1	X
	11	0	0	0	0
	10	0	0	0	X

$$D_1 = Q_1^+ = Q_2'$$

		$XQ_1$			
		00	01	11	10
$Q_2Q_3$	00	0	1	1	0
	01	X	1	1	X
	11	0	1	1	0
	10	0	1	1	X

$$D_2 = Q_2^+ = Q_1$$

		$XQ_1$			
		00	01	11	10
$Q_2Q_3$	00	0	1	0	1
	01	X	0	0	X
	11	0	1	1	0
	10	0	1	0	X

$$D_3 = Q_3^+ = Q_1Q_2Q_3 + X'Q_1Q_3' + XQ_1'Q_2'$$

		$XQ_1$			
		00	01	11	10
$Q_2Q_3$	00	1	1	0	0
	01	X	0	1	X
	11	0	0	1	1
	10	1	1	0	X

$$Z = X'Q_3' + XQ_3$$

# PLA Table

		$XQ_1$			
		$Q_2Q_3$	00	01	11
00	1	1	1	1	
01	X	1	1	X	
11	0	0	0	0	
10	0	0	0	X	

$D_1 = Q_1^+ = Q_2'$

		$XQ_1$			
		$Q_2Q_3$	00	01	11
00	0	1	1	0	
01	X	1	1	X	
11	0	1	1	0	
10	0	1	1	X	

$D_2 = Q_2^+ = Q_1$

		$XQ_1$			
		$Q_2Q_3$	00	01	11
00	0	1	0	1	
01	X	0	0	X	
11	0	1	1	0	
10	0	1	0	X	


$D_3 = Q_3^+ = Q_1Q_2Q_3 + X'Q_1Q_3' + XQ_1'Q_2'$

		$XQ_1$			
		$Q_2Q_3$	00	01	11
00	1	1	0	0	
01	X	0	1	X	
11	0	0	1	1	
10	1	1	0	X	

$Z = X'Q_3' + XQ_3$


$X Q_1 Q_2 Q_3$	$Z$	$D_1$	$D_2$	$D_3$
- - 0 -	0	1	0	0
- 1 - -	0	0	1	0
- 1 1 1	0	0	0	1
0 1 - 0	0	0	0	1
1 0 0 -	0	0	0	1
0 - - 0	1	0	0	0
1 - - 1	1	0	0	0

a	b	c	d	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>
0	1	-	1	1	1	0
1	1	-	1	1	0	1
1	0	0	-	1	0	1
-	0	1	-	1	0	0
-	-	1	-	0	1	0
-	1	1	-	0	0	1






# PLA implementation




## 16-5 Sequential Circuit Design Using CPLDs

Integrate and interconnect many PALs and PLAs on a single chip


- *PLA to form combinational logic*
- *I/O Cell*
- *Macro Cell*
  - *Register for Sequential Logic*
  - *Pass Through for Combinational Logic*
  - *Three State Buffer for Bidirectional I/O*
  - *Input Latch to synchronize inputs*
- *Floating Gate Programmable*




## CPLD Function block an macrocell




## CPLD implementation of a Mealy Machine



# Shift registers




# A Parallel adder with accumulator




# 16-6 Sequential Circuit Design Using FPGAs

## Typical FPGA circuits



## implementation of a Mealy Machine











# HOMework -- Unit 16

- 16. 1
- 16. 2
- 16. 3
- 16. 5
- 16. 6

