

Chap 11: Flip-Flops

Combinational: Output is a function of **present inputs** only


Sequential : Output is function both **present and previous inputs**

Circuit “**remembers**” previous history

→ Flip Flop (F/F): with clock input (on clock **edge**)


→ Latches : with no clock input (on clock **level**)

F/F: a memory device with 1 output,
or 2 complementary outputs








Timing in combinational circuits

That's what we learn up to now.




ϵ_1, ϵ_2 may be very small but still exist.




How your construct a switching circuit with memory? By *feedback*

Timing in feedback Network

One inversion









Two inversions





To control the stable states

Set-Reset Latch (SR latch)



Timing Diagram




if R, S 同時 $1 \rightarrow 0$,

$\Rightarrow Q = Q' = 1 \rightarrow 0$ (not allowed)

or $Q = 1$ first or $Q' = 1$ first (undetermined)

$S(t)$	$R(t)$	$Q(t)$	$Q(t + \varepsilon) (= Q^+(t))$
0	0	0	0 $Q_t(Q_n)$: Present State
0	0	1	1 $Q_t^+(Q_{n+1})$: Next State
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	—
1	1	1	—

} inputs not allowed



$$Q(t + \varepsilon) = S(t) + R'(t)Q(t) \quad (SR = 0) \text{ or}$$

$$\underbrace{Q^+ = S + R'Q}_{\text{characteristic equation}}$$



$$(SR = 0)$$

		S(t)		
		0	1	
R(t)	Q(t)	00	0	1
		01	1	1
		11	0	X
		10	0	X

S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	—

Q_n : present state
Q_{n+1} : next state


Alternative form using NAND gates



\bar{S}	\bar{R}	Q_{n+1}	
1	1	Q_n	Q_n : present state
1	0	0	Q_{n+1} : next state
0	1	1	
0	0	—	





Usage of SR latch

1. As component in more complex latches and FFs
2. For debouncing switches




Gated D Latch

Transparent latch since $G=1, Q = D$




Edge-Triggered D Flip-Flop


Similar to D latch, but changes only to *clock edge*



(a) Rising-edge trigger





(b) Falling-edge trigger




D	Q_n	Q_{n+1}	D	Q_n^+
0	0	0	0	0
0	1	0	1	1
1	0	1		
1	1	1	$Q^+ = D$	

Timing diagram of *falling edge* triggered DFF




(a) Construction from two gated D latches



(b) Time analysis


SR Flip-Flop

Similar to SR latch, but changes only to *clock edge*, and *extra clock in*




S	R	Q_{n+1}	
0	0	Q_n (no state change)	Q_n : present state $Q_n + 1$: next state
0	1	0(reset Q to 0, after active CLK edge)	
1	0	1(set Q to 1, after active CLK edge)	
1	1	– (not allowed)	

SR implementation and timing



(a) Implementation with two latches



Master-slave FF




(b) Timing analysis

Not an edge-triggered FF

D F/F (Delay F/F)



D	Q_n	Q_{n+1}	D	Q_n^+
0	0	0	0	0
0	1	0	1	1
1	0	1		
1	1	1		$Q^+ = D$





J-K F/F

Extended version of SR FF

J	K	Q	Q^+
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


$Q^+ = QK' + Q'J$

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\overline{Q_n}$



$J = K = 1$: $J - K$ F/F acts as a T - F/F

otherwise: $J - K$ F/F acts as a S - R F/F



$$\left\{ \begin{array}{l} J = 1, K = 0 \Rightarrow Q^+ = 1 \\ J = 0, K = 1 \Rightarrow Q^+ = 0 \\ J = 0, K = 0 \Rightarrow Q^+ = Q \\ J = 1, K = 1 \Rightarrow Q^+ = Q' \end{array} \right.$$

Timing Problem:

If $J = K = 1$, do not arrive at the same time



\Rightarrow may $J = 0, K = 1$

or too long


\Rightarrow Q may $0 \rightarrow 1 \rightarrow 0 \rightarrow 1$ oscillation

\Rightarrow Using clocked J - K F/F


Clocked JK F/F



The Change of F/F state always occurs on the **falling edge** of the CLK pulse regardless **pulse width**





(a) Master-slave J-K flip-flop




(b) Internal timing diagram for master-slave J-K flip-flop

Trigger F/F (T-F/F)

$$\begin{cases} R = QT \\ S = Q'T \end{cases} \quad \text{i.e.} \quad \begin{array}{l} Q = 1 \xrightarrow{\text{next input}} R = 1 \\ \xrightarrow{\text{next state}} Q = 0 \end{array}$$



T	Q	Q_n^+	$Q_n^+ = T'Q + TQ'$
0	0	0	$= T \oplus Q$
0	1	1	
1	0	1	
1	1	0	





T	Q_{n+1}
0	Q_n
1	$\overline{Q_n}$

δ : 1AND + 2NOR gate delay


T must terminate before Q changes state so we add a delay.

Clocked T F-F: For Synchronous design

falling edge triggering.
(Negative edge triggering)



Clocked F/F with Clear and Preset




a "0" activates


$$CLR = 0 \Rightarrow Q = 0$$

$$PRE = 0 \Rightarrow Q = 1$$

$$CLK = PRE = 1 \Rightarrow \text{Normal Operation}$$





rising edge triggering



Characteristic Equations

$$\begin{array}{ll}
 Q^+ = S + R'Q & SR \text{ F / F } \quad (SR = 0) \text{ SR 不同時爲 1} \\
 Q^+ = T \oplus Q & T \text{ F / F} \\
 Q^+ = JQ' + K'Q & JK \text{ F / F} \\
 Q^+ = D & D \text{ F / F}
 \end{array}$$

Conversion between F/F



HOMework -- Unit 11

- 11.3
- 11.6
- 11.8
- 11.12
- 11.14
- 11.21

