



FIGURES FOR
CHAPTER 8

**COMBINATIONAL CIRCUIT DESIGN
AND SIMULATION USING GATES**





This chapter in the book includes:



- Objectives
- Study Guide
- 8.1 Review of Combinational Circuit Design
- 8.2 Design Circuits with Limited Gate Fan-In
- 8.3 Gate Delays and Timing Diagrams
- 8.4 Hazards in Combinational Logic
- 8.5 Simulation and Testing of Logic Circuits
- Problems
- Design Problems




Study Guide, No. 3




Study Guide, No. 5a



Study Guide, No. 6a



Study Guide, No. 7b



$$f' = a'b'c'd + ab'cd + abc' + a'bc + a'cd'$$







Figure 8-1



$$= \Sigma m(0, 2, 3, 4, 5)$$



$$f_2 = \Sigma m(0, 2, 3, 4, 7)$$



$$f_3 = \Sigma m(1, 2, 6, 7)$$

Figure 8-2




Figure 8-3: Realization of Figure 8-2




Figure 8-4: Propagation Delay in an Inverter





Figure 8-5: Timing Diagram for AND-NOR Circuit







Figure 8-6: Timing Diagram for Circuit with Delay



Static 1-hazard



(b) Static 0-hazard



(c) Dynamic hazards







Figure 8-7: Types of Hazards



(a) Circuit with a static 1-hazard




(b) Timing chart




		A	
		0	1
BC	00	0	1
	01	0	1
	11	1	1
	10	0	0


Figure 8-9: Circuit with Hazard Removed



(a) Circuit with a static 0-hazard



(b) Karnaugh map for circuit of (a)



(c) Timing diagram illustrating 0-hazard of (a)






Figure 8-11: Karnaugh Map Removing Hazards



Simulation screen showing switches



(b) Simulation screen with missing gate input

Figure 8-12








Figure 8-13: Logic Circuit with Incorrect Output




Problem 8.1





Problem 8.3




Problem 8.4




Problem 8.5



Problem 8.6



Problem 8.8



Problem 8-9







Figure 8.14: Circuit Driving Seven-Segment Module



Design Problem 8.C



Design Problem 8.N



Design Problem 8.S