
FIGURES FOR CHAPTER 13

ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS




This chapter in the book includes:

Objectives


Study Guide

- 13.1 A Sequential Parity Checker
- 13.2 Analysis by Signal Tracing and Timing Charts
- 13.3 State Tables and Graphs
- 13.4 General Models for Sequential Circuits Programmed Exercise Problems


Click the mouse to move to the next page. Use the ESC key to exit this chapter.




Study Guide, No. 4




Study Guide, No. 4e




Study Guide, No. 4g




Study Guide, No. 5c



Study Guide, No. 6a



Study Guide, No. 6a6



Section 13.1, p. 362




Figure 13-1: Block Diagram for Parity Checker




Figure 13-2: Waveforms for Parity Checker




Figure 13-3: State Graph for Parity Checker




Figure 13-4: Parity Checker




Figure 13-5: Moore Sequential Circuit to be Analyzed




Figure 13-6: Timing Chart for Figure 13-5




Figure 13-7: Mealy Sequential Circuit to be Analyzed





Figure 13-8: Timing Chart for Circuit of Figure 13-7



Section 13.3, p. 368




Figure 13-9: Moore State Graph for Figure 13-5




Figure 13-10





Figure 13-11: Mealy State Graph for Figure 13-7



(a) With *D* flip-flop

Figure 13-12a: Serial Adder




Figure 13-13: Timing Diagram for Serial Adder




Figure 13-14: State Graph for Serial Adder





Figure 13-15: State Graph for Table 13-4



©2004 Brooks/Cole

(before rising edge of clock).




Figure 13-17: General Model for Mealy Circuit Using Clocked D Flip-Flops




Figure 13-18: Minimum Clock Period for a Sequential Circuit







Figure 13-19: General Model for Moore Circuit Using Clocked D Flip-Flops




Programmed Exercise 13.1a




Programmed Exercise 13.1b







Programmed Exercise 13.1d




Programmed Exercise 13.1d (answer)




Programmed Exercise 13.1f



Programmed Exercise 13.1f (answer)





Programmed Exercise 13.1h (answer)

